ASIC Engineering Technical Leader | Design Verification | Verilog, System Verilog, UVM, Testbench | Exp- 12+ Years

On-site Bengaluru, India

The full description of this role is on Cisco's careers page. Use the button below to read it and apply there.

Source: the employer's careers page. Last checked 2026-10-03. Posted 2026-09-01.

Applications happen on Cisco's own site. View role and apply

Similar jobs

Hiring for a role like this? See how employers fill a role fast.