ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 8-12 Years | Pune)
On-site
Pune, India
The full description of this role is on Cisco's careers page. Use the button below to read it and apply there.
Source: the employer's careers page. Last checked 2026-10-04. Posted 2026-09-01.